43. (Amended) A semiconductor integrated circuit device having an input circuit transmitting a signal, and a test circuit carrying out a verification of a connection of nodes, said test circuit comprising:

a test data processing circuit processing test data for carrying out a verification of a connection of input nodes of said input circuit; and

a test input buffer, connected in parallel with said input nodes, receiving test data from said input nodes and inputting the test data to said test data processing circuit.

REMARKS

Claims 1-44 are pending in this application. By this Amendment, claims 41 and 43 are amended to more particularly point out and distinctly claim the invention. No new matter is added.

The Commissioner is authorized to charge payment for any additional fees which may be required with respect to this paper to Counsel's Deposit Account 01-2300.

Respectfully submitted,

Arent Fox Kintner Plotkin & Kahn

Bala K. Sundararajan Attorney for Applicant Reg. No. 50, 900

Customer No. 004372 1050 Connecticut Ave. NW Suite 400 Washington, D.C. 20036-5339

Tel: (202) 857-6481 Fax: (202) 638-4810

BKS/bgk

Enclosures: Marked-Up Copy of Amended Claims

Application No. 09/680,422 Attorney Docket No. 023313-00002

MARKED-UP CLAIMS

41. (Amended) A test circuit that is incorporated in a device having an input circuit for inputting a signal, and that carries out a verification of a connection of nodes of said device, said test circuit comprising:

a test data generating circuit <u>processing</u> [generating] test data for carrying out a verification of a connection of input nodes of said input circuit; and

a test input buffer, connected in parallel with said input nodes, receiving test data from said <u>input nodes</u> [test data generating circuit] and inputting the test data to said [input nodes] <u>test data processing circuit</u>.

43. (Amended) A semiconductor integrated circuit device having an input circuit transmitting a signal, and a test circuit carrying out a verification of a connection of nodes, said test circuit comprising:

a test data <u>processing</u> [generating] circuit <u>processing</u> [generating] test data for carrying out a verification of a connection of input nodes of said input circuit; and

a test input buffer, connected in parallel with said input nodes, receiving test data from said <u>input nodes</u> [test data generating circuit] and inputting the test data to said [input nodes] <u>test data processing circuit</u>.

